




# C3PM/C3RM cPCI Pentium M Based Single Board Computer

## User's Manual



C3RM Manual Rev 1.06

March 17, 2008

## **Dynatem**

23263 Madero, Suite C

Mission Viejo, CA 92691

Phone: (949) 855-3235

Fax: (949) 770-3481

**[www.dynatem.com](http://www.dynatem.com)**

# Table of Contents


<b>1.</b>	<b>Features</b> _____	<b>1</b>
<b>2.</b>	<b>Related Documents</b> _____	<b>3</b>
<b>3.</b>	<b>Hardware Description</b> _____	<b>5</b>
3.1	Overview .....	5
3.2	Processor .....	6
3.3	Chipset .....	6
3.4	DRAM .....	7
3.5	Intel 82546EB Dual Gigabit Ethernet Controller .....	7
3.6	PLX PCI6254 PCI-cPCI Interface .....	8
3.7	Intel's FW82802A Firmware Hub Holds the System BIOS In Flash Memory .....	10
3.8	Clock Drivers .....	10
3.9	Reset Circuitry .....	11
<b>4.</b>	<b>Installation</b> _____	<b>13</b>
4.1	Installing C3PM in a CompactPCI Chassis .....	13
4.2	Jumper & GPIO Selectable Options .....	13
4.3	Discrete I/O vs. COM1 Line Routing .....	15
4.4	CompactFlash Drive Installation .....	16

---

<b>A.</b>	<b>Connector Pin-outs</b>	<b>17</b>
A.1	CompactFlash Interface Connector (J2 on carrier card)	18
A.2	cPCI Connectors (J1 & J2)	19
<b>B.</b>	<b>Address Maps, Interrupts, DMA Channels</b>	<b>21</b>
B.1	Memory Map	21
B.2	PCI Configuration Space Map	21
B.3	Interrupt Request Routing	22
<b>C.</b>	<b>Power and Environmental Requirements</b>	<b>23</b>
<b>D.</b>	<b>X3PMRIO Rear Plug-in I/O Expansion Module</b>	<b>25</b>

## 1. Features

The Dynatem C3PM is a single-slot 3U cPCI Single Board Computer (SBC). The C3PM offers full PC performance with a Pentium M low-power processor. The C3PM is available in two versions: the C3PM for standard industrial applications and the ANSI/VITA 30.1-2002 compliant, conduction-cooled CRM1 with wedgelocks, stiffener bar, and a full board heatsink for rugged applications. When referring to attributes of both versions, we will use the name C3PM. The C3PM employs Intel's embedded technology to assure long-term availability. Features of the C3PM include:



- Single-slot cPCI operation with on-board CompactFlash disk for bootable mass storage.
- VGA graphics, two USB 2.0 ports, one Serial ATA port, two Fast Ethernet ports, and driven COM1 & 3 ports are routed out to the backplane via the J2 connector
- The Intel® 855GME Graphics Memory Controller Hub (GMCH) and Intel® 6300ESB I/O Controller Hub (ICH) provide high-speed memory control, built-in graphics, integrated I/O including Serial ATA, USB 2.0, IDE supporting Ultra 100 DMA Mode for transfers up to 88.88 MB/sec, and 64 bit PCI-X bus transfers at 66 MHz
- Intel's 82546 Ethernet Controller offers two 10/100/1000BaseTX support routed to J2
- 512 MB of DDR-266 DRAM provided on-board
- PLX PCI6254 dual mode Universal asynchronous PCI-PCI bridge lets the C3PM act as a peripheral card or system slot module

## Chapter 1 – Features

---

- Pigeon Point's IPM Sentry offers IPMI system management in compliance with PICMG 2.9
- Primary IDE port for CompactFlash on-board for flash-based mass storage for single-slot booting
- General Software's flash-based system BIOS
- PXE for diskless booting over Ethernet
- Operating System (OS) and driver support, including Windows NT, Embedded NT, XP, QNX, VxWorks, Linux, Solaris, and pSOS+

## 2. Related Documents

Listed below are documents that describe the Pentium processor and chipset, and the peripheral components used on the C3PM. Either download from the Internet or contact your local distributor for copies of these documents.

The C3PM uses the Low Voltage Pentium M. For information on this processor, go to:

<http://www.intel.com/design/intarch/pentiumm/pentiumm.htm>

For the ICH component in the 6300ESBchipset get the *Intel® 6300ESB I/O Controller Hub Datasheet*. It is document number 300641-003.

<http://www.intel.com/design/intarch/datashts/300641.htm>

For the GMCH component in the chipset get the *Intel® 855GM/855GME Chipset Graphics and Memory Controller Hub (GMCH) Datasheet*. It is document number 252615-005:

<http://www.intel.com/design/chipsets/datashts/252615.htm>

For data sheets on I/O controllers:

- *82546EB Fast Ethernet PCI Controller*  
<http://developer.intel.com/design/network/products/lan/controllers/82546.htm>
- *CompactPCI Specification PICMG 2.0 R3.0 and other CompactPCI Specifications:*  
<http://www.picmg.org/compactpci.stm#CompactPCISpecifications>
- *The PCI-PCI Bridge through which the C3PM accesses the backplane PCI bus is the PCI6254 from PLX:*  
<http://www.plxtech.com/products/fastlane/pci6254.asp>
- *Silicon Laboratories CP2102 USB-UART interface device for COM3:*  
[http://www.silabs.com/public/documents/tpub\\_doc/dsheet/Microcontrollers/Interface/en/cp2102.pdf](http://www.silabs.com/public/documents/tpub_doc/dsheet/Microcontrollers/Interface/en/cp2102.pdf)

The following documents provide information on the PC architecture and I/O:

- *PCI Local Bus Specification, Revision 2.2*  
<http://www.pcisig.com/specifications/>
- *PCI-X Specification, Revision 1.0A*  
<http://www.pcisig.com/specifications/>
- *System Management Bus Specification (SMBus), Revision 1.1*  
<http://www.smbus.org/specs/>
- *Universal Serial Bus Specification*  
<http://www.usb.org/developers>

The following documents cover topics relevant to the cPCI and can be purchased through PICMG  
<http://www.picmg.org/v2internal/specifications.htm>:






### 3. Hardware Description

#### 3.1 Overview

There are presently two revisions of the C3PM, Rev A & Rev B. In this and subsequent chapters, the differences between the two versions will be described where there are differences.

The block diagram of the C3PM is shown below. The sections that follow describe the major functional blocks of the C3PM.



### 3.2 Processor

The C3PM supports a Pentium M processor at 1.4 GHz. The Intel Pentium M processor with 2 MB of L2 cache is meet the current and future demands of high-performance, low-power embedded computing, making it ideal for communications, mobile applications, vehicles, and industrial automation applications. While incorporating advanced processor technology, it remains software-compatible with previous members of the Intel® microprocessor family.

- 400 MHz front side bus.
- 4 MB of L2 cache for fast large-table look-ups: routing tables.
- Advanced branch prediction, Micro-op fusion, Hardware stack manager for faster processing.
- Second-generation Streaming SIMD Extensions (Streaming SIMD Extensions 2) capability adds 144 new instructions, including 128-bit SIMD integer arithmetic and 128-bit SIMD double-precision floating-point operation.
- Fully compatible with existing Intel® Architecture-based software.

For further information on the Pentium M processor available from Intel Corporation, search at:

<http://www.intel.com/design/intarch/pentiumm/pentiumm.htm>

The Intel® Pentium® M processor was designed from the ground up with a new microarchitecture that delivers high performance with low power consumption. With its 90 nm processing technology and 2 MB of L2 advanced transfer cache, the Pentium M offers more performance per Watt.

The Pentium M also offers a dedicated hardware stack manager that employs sophisticated hardware control for improved stack management, advanced branch prediction capability, and a 400 MHz front side bus to the memory controller hub.

### 3.3 Chipset

The Intel® 855GME Graphics Memory Controller Hub (GMCH) and Intel® 6300ESB I/O Controller Hub (ICH) chipset create an optimized integrated graphics solution with a 400 MHz system bus and integrated 32-bit 3D core at 133 MHz.

The 855GME (GMCH) provides a 266 MHz interface to DDR RAM (72 bits wide with ECC). The C3PM can be populated with one or two banks of DRAM for 512 MB or 1 GB of total memory respectively. The GMCH system memory architecture is optimized to maintain open pages (up to 16-kB page size) across multiple rows. As a result, up to 16 pages across four rows is supported. To complement this, the GMCH will tend to keep pages open within rows, or will only close a single bank on a page miss.

The 855GME also has an advanced integrated graphical display controller. The C3PM routes its VGA port through the J2 connector to the system backplane. The X3PMRIO rear plug-in card combines provides a high-density DB-15 connector for the VGA port.

The 6300ESB I/O Controller Hub (ICH) provides most of the C3PM's on-board I/O and it's the C3PM's PCI and PCI-X expansion bridge. The ICH is designed as a low-power, high-performance I/O hub that features:

- 64-bit @ 66 MHz PCI-X expansion that is routed on the C3PM to the 82546 dual channel Fast Ethernet Controller

- 32-bit @ 33 MHz PCI bus that supports the PCI6254 PCI/PCI bridge to the backplane
- Two USB 2.0 compliant ports that are routed to the J2 connector to the backplane and to the optional X3PMRIO rear I/O module where industry standard USB connectors are provided
- Integrated IDE controller supports Ultra 100 DMA Mode Transfers for up to 100 MB/sec read cycles and 88.88 MB/sec write cycles for a CompactFlash drive on-board
- Serial ATA port providing a 150 MB/sec data rate is routed through J2
- Standard PC functionality like a battery-backed RTC and 256-bytes of CMOS RAM, Power Management Logic, Interrupt Controller, Watchdog Timer, Integrated 16550 compatible UART's, and multimedia timers based on the 82C54

For further information, see the documents referenced in Section 2

### 3.4 DRAM

The C3PM supports a 72-bit wide, DDR-266 memory interface with memory bandwidth of 2.1 GB/s with ECC. The module supports 512 MB of DRAM.

### 3.5 Intel 82546EB Dual Gigabit Ethernet Controller

The C3PM supports two 10/100/1000BaseTX channels accessible from the backplane. The Intel 82546EB Dual Port Gigabit Ethernet Controller incorporates two full Gigabit Ethernet MAC and PHY layer functions on a single, compact component. The C3PM uses the PCI-X interface of the ICH to control the 82546EB. Therefore, the front side data path to the dual Ethernet port controller is 64 bits at 66 MHz.

The Intel 82546EB offers the following features:

- 10, 100, and 1000BaseTX support with auto-negotiation
- Dual 64KB configurable RX and TX packet FIFOs
- 128-bit internal data path architecture for low latency data handling and superior DMA transfer rate performance
- Built-in Phyceiver
- Serial EEPROM for non-volatile Ethernet address storage

Both 10/100/1000BaseTX ports of the 82546 device are brought out to the J2 backplane connector. Optionally these two 1 Gb Ethernet ports are brought to industry standard RJ-45 connectors on Dynatem's rear I/O plug-in module (X3PMRIO, see Appendix D).

The Intel 82546 contains several PCI configuration registers. It also contains a number of device registers for controlling the Ethernet operation that can be mapped to the memory space or the I/O space. The PCI signals specific to the C3PM's 82546 are shown below:


Intel 82546 Signal	PCI Bus Connection Rev A	PCI Bus Connection Rev B
Bus	2	2
IDSEL	AD17	AD17
PREQ	PX_REQ0#	PX_REQ0#
PGNT	PX_GNT0#	PX_GNT0#
PIRQ for Port A	PX_IRQ0	PIRQA#
PIRQ for Port B	PX_IRQ1	PIRQB#

### 3.6 PLX PCI6254 PCI-cPCI Interface


The PCI-cPCI interface, based on the PLX PCI 6254 on PWB 010 6057 002, offers the following features:

- 64-bit, 33MHz-66MHz Asynchronous operation
- 1 KB FIFO for efficient PCI-PCI bridging and speed conversion.
- Transparent and non-transparent bridge operation.
- Usable in the cPCI system slot or a peripheral slot.

The block diagram of the PCI-PCI interface is shown below:



This is a universal bridge, meaning its mode of operation is determined by the SYSEN# signal on the cPCI backplane. In this application, the C3PM can be used without jumpers for the system slot or peripheral slot in a CompactPCI system. The bridge senses the type of slot (system or peripheral) and configures itself as *Transparent* or *Non-Transparent* respectively. In the system slot, the CPU is expected to operate as a host, and the bridge operates in Transparent mode. In the peripheral slot, the CPU is part of an intelligent subsystem, and the bridge is configured in Non-Transparent mode so that local resources will not be accessed by the system slot card. Please see the figure below:



This drawing shows how the C3PM operates differently depending on whether it's in the system slot on the backplane (denoted by a triangle) or one of the remaining peripheral slots (denoted by circles silkscreened on the backplane). When in the system slot the six additional REQ/GNT pairs and six additional clocks are routed to the backplane in compliance with the PICMG CompactPCI spec. These additional CLK and REQ/GNT lines are not used when the C3PM is installed in a peripheral slot. They are in a tristate mode.

A *transparent* PCI bridge is meant to provide electrical isolation to the system. It allows additional loads (and devices) to be attached to the bus, and can also be used to operate dissimilar PCI Bus data widths and speeds on the same system. *For example*, a transparent bridge can allow several 32-bit, 33 MHz PCI devices to attach to a 64-bit, 66 MHz PCI-X slot. A *non-transparent* PCI bridge offers address isolation in addition to electrical isolation. Devices on both sides of the bridge retain their own independent Memory space, and data from one side of the bridge is forwarded to the other side, using an address translation mechanism. A non-transparent bridge is used when there is more than one intelligent entity (*such as* multiple processors) in the system. It is a common mechanism used on intelligent I/O cards and in multi-processor systems.

The C3PM reset circuitry is tied to the bridge, since the C3PM can generate the cPCI SYSRESET\* signal as well as be reset by another cPCI board that asserts the SYSRESET\* signal. The C3PM reset circuitry is discussed in detail in Section 3.12.

This section supplements the PCI-to-PCI Bus Bridge documentation (downloadable from PLX Technology's website at [http://www.plxtech.com/products/fastlane\\_bridges/default.asp](http://www.plxtech.com/products/fastlane_bridges/default.asp)), which contains comprehensive descriptions of the operation and programming of the PCI 6254.

### 3.7 Intel's FW82802AC Firmware Hub Holds the System BIOS In Flash Memory

The Intel FW82802AC uses a 5-pin interface and provides 1 MByte of flash memory for the system BIOS. This device can fill the 1 MB real mode memory map so only a portion its upper 256 MB is used. The FW82802AC's 1 MB of memory space is segmented into sixteen parameter blocks of 64 KB each. The C3PM powers up into real mode and the BIOS is eventually shadowed into system DRAM after booting through the BIOS.

## Chapter 3 – Hardware Description


The 6300ESB Southbridge provides the 5-pin interface to the E82802AC. The upper 256 KB of the E82802AC is located from 000C0000 - 000FFFFF and its full 1 MB of memory is aliased from FFF00000 – FFFFFFFF where it can be fully accessed after booting up through the BIOS.

Here's a link to a datasheet for the 82802AC:

<ftp://download.intel.com/design/chipsets/datashts/29065804.pdf>

### 3.8 Clock Drivers


The clock driver circuitry is shown below:



The clocks are generated by the Cypress CY28409, which is driven by a 14.31818 MHz crystal. DRAM clocks are synthesized by the GMCH and Hub Interface and PCI(-X) clocks are produced by the ICH. A 32.768 KHz Crystal drives the Real Time Clock (RTC) on the ICH. The Fast Ethernet port provided to the front panel by the 82541 and the two 1 Gb Ethernet ports provided to the backplane by the 82546 require separate 25.0 MHz oscillators (one of the two oscillators is also used for the watchdog timer clock). A 64.0 MHz oscillator drives the PCI 6254cPCI circuitry.

### 3.9 Reset Circuitry

The reset circuitry is shown below:



## Chapter 3 – Hardware Description

---

There are multiple ways to perform a hard reset of the C3PM:

- A simple power cycle (turn the chassis' power off and on).
- There is an option for using a push button reset: the PRST# signal on the backplane (connector J2, pin C17) that is generally connected to the chassis' reset button – the optional X3PMRIO rear plug-in module also provides a push button for resetting through pin C17 of J2
- When the C3PM is installed in a peripheral slot it can be reset by the system controller module through a conventional PCI Reset.
- The PWRGD Circuitry that monitors the on-board power supplies

For further information on the peripherals that play a part in the reset circuitry, refer to ICH datasheet that's referenced in Section 2.



## 4. Installation

The following sections cover the steps necessary to configure the C3PM and install it into a cPCI system for single-slot operation. This chapter should be read in its entirety before proceeding with the installation.


The C3PM is shipped in an antistatic bag. Be sure to observe proper handling procedures during the configuration and installation process, to avoid damage due to electrostatic discharge (ESD).

### 4.1 Installing the C3PM in a CompactPCI Chassis

The C3PM features a Universal PCI-PCI bridge to the backplane. Without changing any jumpers the C3PM will operate as a system slot card (coming up in transparent mode whereby it can initialize peripheral cards on the backplane) when installed in the system slot or as a peripheral card in peripheral slots (coming up in non-transparent mode so that initialization will be done locally without interference from the system slot processor board).

### 4.2 Jumper & GPIO Selectable Options

The C3PM contains four jumpers for system configuration. The jumpers are indicated in the photo below:



Jumpers	Description
JP1	<b>MUST STAY OPEN</b> (left open as the factory default setting)
JP2	<b>MUST STAY CLOSED</b> (on-board BIOS is disabled when open)
JP3	Used to restore default BIOS settings
JP4	COM1 is in RS-232 mode when pins 2&3 are shunted; RS-4xx when pins 1&2 are shunted; GPIO56 is "COM1_TE" and it must be high to enable RS-4xx

## Chapter 4 – Installation

**Jumper JP1** determines the status of XB\_MEM and it should be left open.

**XB\_MEM** (when in the Transparent Mode):

When the C3PM is installed in the System Slot SYS\_EN# on the backplane will ground the TRANS# line and put the module's 6254 PCI-PCI bridge to the backplane in the transparent mode. XB\_MEM will also be grounded as that signal is connected to TRANS# (and SYS\_EN#) through 0 ohm resistor, R338.

**XB\_MEM**(when in the Non-Transparent Mode):

When installed in peripheral slots the C3PM will be in the Non-Transparent mode. When XB\_MEM is set to 1, the PCI 6540 automatically claims 16 MB of Memory space. This allows the boot-up of the Low-Priority Boot port to proceed without waiting for the Priority Boot port to program the corresponding Memory Base Address registers (BARs). JP1 must be left open in order for the C3PM to boot in peripheral slots.

**Jumper JP3** is used to restore default BIOS settings. It works differently when NV-RAM is battery-backed than when the settings are stored in a serial EEPROM. When the board uses a battery for holding NV-RAM and RTC data, close JP3 momentarily (for about 15 seconds when the power is off or the C3PM is out of the chassis) to flush RTC and NV-RAM and revert to BIOS defaults. The shunt for JP3 should normally be off when a battery is used.

In rugged systems, where no battery is available, JP3 should normally be closed. Follow these steps to change the stored BIOS settings:

1. Power off the card. Remove JP3, then power on. The BIOS would come up with default setup (read from flash instead of EEPROM). Hit <DEL> to enter setup. Please note, however, that EEPROM is still in unchanged at this stage (the BIOS comes up to its "flash" default).
2. Upon entering setup, the BIOS can be modified to preferred configurations or left in default mode. However, the "save and exit" option **MUST** be used when exiting the setup menus to write the current setup to the EEPROM.
3. Power off the card. Reinstall JP3. On next power up, the BIOS will read setup parameters from the EEPROM (which is saved in step #2 above).

COM3 is accessed through USB port 2 through Silicon Laboratories' CP2102 device since COM2 from the ICH is used for IPMI. COM3 is configured as RS-232 or RS-4xx by two GPIO lines: GPIO20 & GPIO23. The board will come up with COM3 undriven so that there won't be any incompatibility problems with the user device after reset.


GPIO23 (COM3_232EN)	GPIO20 (COM3_422EN)	Mode selected	RS422 driver	RS422 receiver	RS232
0 (default)	1 (default)	All off	Tri-stated	Tri-stated	Tri-stated
0	0	RS4xx - output buffer enabled	Enabled	Enabled	Tri-stated
1	0	RS4xx - output buffer disabled	Enabled	Tri-stated	Tri-stated
1	1	RS232	Tri-stated	Tri-States	Enabled

To operate in RS-4xx mode, signal COM3\_TE (GPIO57) must be high just as COM1\_TE (GPIO56) must be high in order for COM1 to operate in RS-4xx mode. These GPIO lines are routed from the 6300ESB ICH and can be programmed as described in Intel's [Intel® 6300ESB I/O Controller Hub Datasheet](#).

### 4.3 Discrete I/O vs. COM1 Line Routing

The C3PM uses optional 0 ohm resistors to select between discrete I/O and full COM1 support. COM1 RxD and TxD (in RS-232 mode, RS-4xx mode won't work as differential pairs are required) are routed directly to the J2 backplane connector but the six additional handshaking lines can alternatively be used for discrete I/O depending on how these 0 ohm resistors are populated. These resistors **CANNOT** be modified by the customer without voiding the warranty unless permission is granted by Dynatem, (800)543-3830.

The photo below shows the solder side of the C3PM and the yellow, dashed box indicates these 0 ohm optional resistors. The drawing to the right of the photo corresponds to the resistor layout in the yellow box. Green resistors route COM1 lines and goldenrod resistors route GPIO lines when populated. The optional resistors are horizontal to each other: either R251 is populated or R52; R247 is populated or R248...etc. The factory default option is to populate the goldenrod resistors for full GPIO support. Not all lines must be used for COM1 or for GPIO and the following table indicates the functionality routed by the various resistors.




Resistor	COM1 RS-232	COM1 RS-4xx	Resistor	GPIO Line
R251	-	CTS-	R252	GPIO41
R247	-	TxD-	R248	GPIO28
R223	RTS	RTS+	R224	GPIO37
R218	CTS	CTS+	R219	GPIO40
R211	-	RxD-	R212	GPIO39
R210	-	RTS-	R213	GPIO38

### 4.4 CompactFlash Drive Installation

The C3PM supports a bootable CompactFlash Drive for single-slot booting. Connector J2 is a Type I CompactFlash connector with a retention clip for rugged applications and is used for this purpose. J2 is located on a special CompactFlash carrier module that bolts to the top side cooling plate/heat sink so that the drive will be accessible. Use a screwdriver to release the clip. The CompactFlash module must be unbolted and removed before the CF drive can be replaced or removed.

### A. Connector Pin-outs

The locations of the C3PM connectors are shown below.



**A.1 CompactFlash Interface Connector**

Pin	Signal	Pin	Signal
1	GND	26	CMPFLASHDET
2	D3	27	D11
3	D4	28	D12
4	D5	29	D13
5	D6	30	D14
6	D7	31	D15
7	CS1#	32	CS3#
8	GND	33	No connection
9	GND	34	DIOR#
10	GND	35	DIOW#
11	GND	36	+5 VDC
12	GND	37	DIRQ (IRQ15)
13	+5 VDC	38	+5 VDC
14	GND	39	Pulled Low (master)
15	GND	40	No connection
16	GND	41	IDERESSET
17	GND	42	Pulled Up (DIORDY)
18	DA2	43	No connection
19	DA1	44	+5 VDC
20	DA0	45	No connection
21	D0	46	Pull-up to +5 VDC
22	D1	47	D8
23	D2	48	D9
24	No connection	49	D10
25	No connection	50	GND

**CompactFlash Type II Interface Connector (J2 on CF carrier)**

**A.2 cPCI Connectors (J1 & J2)**

Connector J2 brings a 32-bit 33 MHz capable PCI bus to the CompactPCI backplane. “PU” stands for “pulled up”. As was described in Chapter 4, some pins can be used for GPIO lines (in red font) or for COM1 signals. Signal names in *blue italics* were changed for C3RM Manual Rev 105, February 1, 2008.

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A22	GA4	B22	GA3	C22	GA2	D22	GA1	E22	GA0
A21	CLK6	B21	GND	C21	ETH0_DC+	D21	BIT_PASS#	E21	ETH0_DA+
A20	CLK5	B20	GND	C20	ETH0_DC-	D20	GND	E20	ETH0_DA-
A19	GND	B19	GND	C19	ETH0_DD+	D19	BIOS_WP#	E19	ETH0_DB+
A18	<i>COM3_TXD-</i>	B18	<i>COM1_TXD-</i>	C18	ETH0_DD-	D18	GND	E18	ETH0_DB-
A17	<i>COM3_TXD+</i>	B17	GND	C17	PRST#	D17	REQ6#	E17	GNT6#
A16	<i>COM3_RTS-</i>	B16	COM1_RXD+	C16	DEG#(Pulled up)	D16	GND	E16	VBATT
A15	<i>COM3_RTS+</i>	B15	GND	C15	FAL#(Pulled up)	D15	REQ5#	E15	GNT5#
A14	COM3_RXD+	B14	USB0_GND	C14	USB0_VCC	D14	<i>COM1_TXD+/28</i>	E14	ETH1_DA+
A13	COM3_RXD-	B13	GND	C13	VI/O	D13	<i>COM1_RTS-/37</i>	E13	ETH1_DA-
A12	COM3_CTS+	B12	USB0_D+	C12	USB0_D-	D12	GND	E12	ETH1_DB+
A11	COM3_CTS-	B11	GND	C11	VI/O	D11	<i>COM1_RTS+/38</i>	E11	ETH1_DB-
A10	VGA_VCC	B10	USB1_D+	C10	USB1_D-	D10	<i>COM1_RXD-/39</i>	E10	ETH1_DC+
A09	VGA_HSYNC	B09	GND	C09	VI/O	D09	<i>COM1_CTS+/40</i>	E09	ETH1_DC-
A08	VGA_VSYNC	B08	USB1_GND	C08	USB1_VCC	D08	GND	E08	ETH1_DD+
A07	VGA_DDCD	B07	GND	C07	VI/O	D07	<i>COM1_CTS-/41</i>	E07	ETH1_DD-
A06	VGA_DDC	B06	SATA0_TX+	C06	SATA0_TX-	D06	<i>GPIO42</i>	E06	<i>GPIO43</i>
A05	VGA Ground	B05	GND	C05	VI/O	D05	VGA_Red	E05	VGA_Green
A04	VI/O	B04	SATA0_RX+	C04	SATA0_RX-	D04	GND	E04	VGA_Blue
A03	CLK4	B03	GND	C03	GNT3#	D03	REQ4#	E03	GNT4#
A02	CLK2	B02	CLK3	C02	SYSEN#	D02	GNT2#	E02	REQ3#
A01	CLK1	B01	GND	C01	REQ1#	D01	GNT1#	E01	REQ2#

**CompactPCI Backplane Connector (J2) – Row F is grounded**

RS-232 Signals	RS-4xx Signals
-	TxD-
-	RTS-
Clear To Send (CTS) Input	CTS+
Received Data (RxD) Input	RxD+
Transmitted Data (TxD) Output	TxD+
Request To Send (RTS) Output	RTS+
-	CTS-
-	RxD-

**Conversion between RS-232 and RS-4xx ports (applies to both COM1 & COM3 (RS-4xx negative (-) lines are not used when in the RS232 mode))**

## Appendix A – Connector Pin-outs

Connector J1 brings a 32-bit 33 MHz capable PCI bus to the CompactPCI backplane. “PU” stands for “pulled up”.

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A25	5 VDC	B25	REQ64#	C25	ENUM#	D25	3.3 VDC	E25	5 VDC
A24	AD1	B24	5 VDC	C24	VIO	D24	AD0	E24	ACK64#
A23	3.3 VDC	B23	AD4	C23	AD3	D23	5 VDC	E23	AD2
A22	AD7	B22	GND	C22	3.3 VDC	D22	AD6	E22	AD5
A21	3.3 VDC	B21	AD9	C21	AD8	D21	M66EN	E21	C/BE0#
A20	AD12	B20	GND	C20	VIO	D20	AD11	E20	AD10
A19	3.3 VDC	B19	AD15	C19	AD14	D19	GND	E19	AD13
A18	SERR#	B18	GND	C18	3.3 VDC	D18	PAR	E18	C/BE1#
A17	3.3 VDC	B17	IPMB_SCL	C17	IPMB_SDA	D17	GND	E17	PERR#
A16	DEVSEL#	B16	GND	C16	VIO	D16	STOP#	E16	LOCK#
A15	3.3 VDC	B15	FRAME#	C15	IRDY#	D15	BD_SEL#	E15	TRDY#
A14		B14		C14		D14		E14	
A13	KEY	B13	KEY	C13	KEY	D13	KEY	E13	KEY
A12		B12		C12		D12		E12	
A11	AD18	B11	AD17	C11	AD16	D11	GND	E11	C/BE2#
A10	AD21	B10	GND	C10	3.3 VDC	D10	AD20	E10	AD19
A09	C/BE3#	B09	IDSEL	C09	AD23	D09	GND	E09	AD22
A08	AD26	B08	GND	C08	VIO	D08	AD25	E08	AD24
A07	AD30	B07	AD29	C07	AD28	D07	GND	E07	AD27
A06	REQ0#	B06	PCI_Present#	C06	3.3 VDC	D06	CLK0	E06	AD31
A05	RSVD	B05	RSVD	C05	RST#	D05	GND	E05	GNT0#
A04	IPMB_PWR	B04	HEALTHY#	C04	VIO	D04	INTP	E04	INTS
A03	INTA#	B03	INTB#	C03	INTC#	D03	5 VDC	E03	INTD#
A02	TCK	B02	5 VDC	C02	TMS	D02	TDO	E02	TDI
A01	5 VDC	B01	-12 VDC	C01	TRST#	D01	+12 VDC	E01	5 VDC

**CompactPCI Backplane Connector (J1) – Row F is grounded**



## B. Address Maps, Interrupts, DMA Channels

Tables of the C3PM’s address maps, interrupt request assignments, and DMA channel usage are given in the following sections. All addresses are shown in hexadecimal notation.

### B.1 Memory Map

The C3PM’s memory map is shown below:

Address Range	Description
00000000 – 000FFFFFFF	DOS legacy address range
00100000 – 1FFFFFFF	On-board DDR DRAM 512 MB
80000000 – BFFFFFFF	Prefetchable PCI Device Allocation
C0000000 - FBFFFFFF	Non-prefetchable PCI Device Allocation
FC000000 - FFFFFFFF	reserved for Mother board Resources
FFE00000 - FFFFFFFF	High BIOS Area

This is the memory map on the chipset..

For further details on the C3PM memory space map, refer to Section 5.1 in *Intel’s 855GM/855GME Chipset Graphics and Memory Controller Hub(GMCH) Datasheet*, Document # 252615-004, available from Intel Corporation.

### B.2 PCI Configuration Space Map

The PCI configuration space map will vary if the PMCX expansion slot is used to support a PMCX add-on mezzanine card and if that PMCX module uses a expansion bridge designed for multiple targets on the secondary bus. This is an extremely unlikely situation but the bus numbers in this condition will differ from those provided in the following table. The Vendor ID and Device ID in hex for the PMCX slot are shown as xxxx, since they depend on the type of device installed in the PMC slot.

IDSEL	Bus	Dev	Fcn	VenID	DevID	Description
—	00	28	0	8086	25AE	6300ESB (ICH) bridge to PCIX bus (for dual Enet)
—	00	31	0	8086	25A1	6300ESB (ICH) P2L Bridge
—	00	31	1	8086	25A2	6300ESB (ICH) PCI-IDE Interface
—	00	31	2	8086	25A3	6300ESB (ICH) SATA Interface
—	00	31	3	8086	25A4	6300ESB (ICH) SMBus Interface
—	00	29	0	8086	25A9	6300ESB (ICH) PCI-USB#0 Interface
—	00	29	1	8086	25AA	6300ESB (ICH) PCI-USB#1 Interface
—	00	29	5	8086	25AC	6300ESB (ICH) APIC
AD17	01	1	0	8086	1010	82546 Gb Ethernet Channel #1
AD17	01	3	1	8086	1010	82546 Gb Ethernet Channel #2
AD19	01	3	0	3388	0020	PCI 6254 bridge to CPCI bus
Slot #	02	xx	xx	xxxx	xxxx	CPCI device

PCI Configuration

### B.3 Interrupt Request Routing

The ISA interrupt request routing is shown below:

IRQ	Description
0	Timer 0 (ICH)
1	
2	Cascade Interrupt from slave PIC (ICH)
3	COM2
4	COM1
5	
6	
*7	Parallel Port
8	Real Time Clock (ICH)
9	82546 Gb Ethernet
10	USB#1
11	USB#0
12	
13	Math Coprocessor (ICH)
14	Primary IDE Interface (CompactFlash) (ICH)

The PCI interrupt request routing of additional interrupts (all IRQs are routed to the 6300ESB ICH) :

PIIX4 PCI IRQ	Rev 001 C3PM	Rev 002 C3PM
PCI6254 Bridge IRQ	-	PIRQE# (optional)
82546EB INT#A	PXIRQ0#	PIRQA#
82546EB INT#B	PXIRQ1#	PIRQB#
*INTA#, J1.A3	PXIRQ0#	PIRQE#
*INTB#, J1.B3	PXIRQ1#	PIRQF#
*INTC#, J1.C3	PXIRQ2#	PIRQG#
*INTD#, J1.E3	PXIRQ3#	PIRQH#

\*These are IRQs routed from J1 on the CompactPCI backplane.

Rev 001 versions of the module use a flex cable connection to the CompactFlash sub-assembly or can be identified by “PWB D010-6062-001” being etched into the PCB on the solder side, near the front edge.

For further details on interrupts, refer to the documentation for the various peripherals that generate interrupts, as well as *Intel 6300ESB I/O Controller Hub Datasheet*, Document #300641-002.

## **C. Power and Environmental Requirements**

The C3PM power and environmental requirements are shown in the tables below.

<b>Condition</b>	<b>Power Requirements</b>
1.4 MHz Pentium M	5 VDC @ 3.4 A max, 3.3 VDC @ 2.2 A max 3.0 VDC Lithium Coin Cell @ 3.4 $\mu$ A

**Power Requirements**

The 3 Volt lithium coin cell is a CR2032 with 190 mAh capacity and it is used to battery-back the Real Time Clock, the 2 MB of NV-SRAM, and the BIOS's NV-RAM. At 3.4  $\mu$ A this battery should last for over six years with power off.


<b>Condition</b>	<b>Environmental Requirements</b>
Operating Temperature	-40° to +71° C (can be screened for -40° to 85° C)
Storage Temperature	-50° to +105° C

**Environmental Requirements**



## D. X3PMRIO Rear Plug-in I/O Expansion Module for the C3PM

All of the C3PM's I/O is routed directly through the J2 connector so a rear plug-in module is useful for interfacing to industry standard cables. The X3PMRIO is available for this purpose. Here is a photo of the X3PMRIO:



Shunting JP1 grounds GPIO42. Shunting JP2 grounds GPIO43. Shunting JP3 write protects the BIOS on the C3PM. Shunting JP4 grounds GPIO24 (AKA BIT\_PASS#).

Pin-outs for the X3PMRIO's connectors are found on the following pages.

## Appendix D – C3PMPTB Rear Plug-in I/O Expansion Module for the C3PM

Signal names in *blue italics* were changed for C3RM Manual Rev 105, February 1, 2008.

Pin	COM1 RS-232 (RP5 Installed)	COM1 RS-4xx (RP4 & RP6 Installed)
1	-	<i>+TxD</i>
2	Received Data (RxD) Input	<i>+RTS</i>
3	Transmitted Data (TxD) Output	+CTS
4	-	+RxD
5	GND	GND
6	-	<i>-TxD</i>
7	Request to Send (RTS) Output	<i>-RTS</i>
8	Clear To Send (CTS) Input	-CTS
9	-	-RxD

**COM1 Connector (J6) – DB9M Connector.** The metal shell of the connector goes to chassis ground.

Pin	COM3 RS-232 (RP2 Installed)	COM3 RS-4xx (RP1 & RP3 Installed)
1	-	<i>+TxD</i>
2	Received Data (RxD) Input	<i>+RTS</i>
3	Transmitted Data (TxD) Output	+CTS
4	-	+RxD
5	GND	GND
6	-	<i>-TxD</i>
7	Request to Send (RTS) Output	<i>-RTS</i>
8	Clear To Send (CTS) Input	-CTS
9	-	-RxD

**COM3 Connector (J5) – DB9M Connector.** The metal shell of the connector goes to chassis ground.

Pin	Signal
1	GND
2	TxD+
3	TxD-
4	GND
5	RxD-
6	RxD+
7	GND

**Serial ATA, SATA 0, Connector (J7)**

<b>J4</b>		
<b>Pin</b>	<b>10/100 Signal Description</b>	<b>Gb Signal Description</b>
A1	Port A Transmit Data + (TX+)	TP0+
A2	A Transmit Data - (TX-)	TP0-
A3	A Receive Data + (RX+)	TP1+
A4	Unused	TP2+
A5	Unused	TP2-
A6	A Receive Data - (RX-)	TP1-
A7	Unused	TP3+
A8	Unused	TP3-
<b>J3</b>		
<b>Pin</b>	<b>10/100 Signal Description</b>	<b>Gb Signal Description</b>
B1	Port B Transmit Data + (TX+)	TP0+
B2	B Transmit Data - (TX-)	TP0-
B3	B Receive Data + (RX+)	TP1+
B4	Unused	TP2+
B5	Unused	TP2-
B6	B Receive Data - (RX-)	TP1-
B7	Unused	TP3+
B8	Unused	TP3-

**10BaseT/100BaseTX Fast Ethernet Connector (J4/J3) –RJ-45 Connectors.**

<b>Pin</b>	<b>Signal</b>
1	USB Vcc
2	USB Port 0 Negative
3	USB Port 0 Positive
4	GND
5	USB Vcc
6	USB Port 1 Negative
7	USB Port 1 Positive
8	GND
9	Chassis GND
10	Chassis GND
11	Chassis GND
12	Chassis GND

**Dual Port USB 2.0 Connector (J1)**

Pin	Signal Description
1	Red Output
2	Green Output
3	Blue Output
4	No connection
5	HSYNC/VSYNC Return (GND)
6	Red Return (GND)
7	Green Return (GND)
8	Blue Return (GND)
9	+5 VDC
10	HSYNC/VSYNC Return (GND)
11	No connection
12	DDCDAT
13	Horizontal Sync (HSYNC) Output
14	Vertical Sync (VSYNC) Output
15	DDCCLK

**VGA Connector (J2) –DB15F Connector. The metal shell of the connector goes to chassis ground.**